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Abstract—This work designed an embedded MPEG-4 simple 
profile video decoder with OpenMax API standard. OpenMAX 
API has two advantages; exploiting prominent features of the 
target architecture and avoiding compatibility problems. The 
target platform is SMDK2450 with ARM926EJ-S CPU. The 
decoder is first developed in C with XViD as reference, followed 
by plugging of OpenMAX defined modules and optimizations 
using ARM assembly language. Exploiting DSP features, fixed 
point arithmetic, lookup tables, multiple 32-bit loads, and 
avoiding pipeline stalls by proper ordering of instructions are 
among the prominent optimization techniques. At each 
optimization step, we measured Mega Cycles Per Second 
(MCPS), decoding time, frame rate and SNR. The experimental 
results with a VGA sized input bitstream shows a final frame 
rate of about 27.23 fps. Comparing to initial implementation, the 
frame rate is improved by about 80%.  
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I. INTRODUCTION 
 
MPEG-4 standard is widely used in mobile video applications, 
such as videophones and digital video cameras. This work 
aims at MPEG-4 Simple Profile (SP) Decoder. MPEG-4 SP is 
designed primarily for low processing power coding, low 
latency and use in less-than-ideal transmission circumstances, 
ideal for real-time desktop software encoding, mobile and 
wireless devices, video telephony and video conferencing [2]. 
One of the key challenges with all of these architectural 
variants is to write efficient assembly language code to 
specifically target the hardware platform. This means that 
software must be re-written and optimized for each new 
hardware platform that it is ported to [7]. OpenMAX defined 
standard Development Layer (DL) Application Programming 
Interfaces (APIs) can be used to solve this problem. There 
have been many researches on the software optimization of 
multimedia systems [3] [4]. MPEG-4 video decoder for 
ARM7TDMI has been developed and optimized by [5]. Our 
work has many unique features. It targets ARM926EJ-S CPU 
which is quite popular for mobile phones. Further specific 
DSP extensions like saturation arithmetic Multiply and 
Accumulate (MAC) and half word multiplications etc are 
exploited. Lookup tables are used for decoding variable length 
codes, DC scaler, and ACDC prediction. Further all the 
modules are in accordance to the OpenMAX DL API standard. 
Since many of the CPUs for portable applications do not equip 
floating-point arithmetic units, floating point operations are 
converted into integer based arithmetic [6]. The next two 
sections of the document explain decoder development, 
optimizations and results in detail. 
II. DECODER DEVELOPMENT 
MPEG-4 decoding consists of bitstream parsing, Variable 
Length Decoding (VLD), Inverse DC AC prediction, Inverse 
Quantization and IDCT. Motion vector decoding is conducted 
for a P-VOP having inter-macroblocks. Interpolation is 
conducted to obtain pixel values at half pixel positions. The 
prediction values at half-pixel positions are obtained by 
applying a one-dimensional 2-tap bilinear filter horizontally 
and vertically [1]. The VOP is reconstructed by adding the 
residual blocks to the interpolated blocks. OpenMAX defined 
Application Programming Interfaces (APIs) for multimedia 
applications is used to reduce the interoperability problem for 
various platforms. XViD is used as a reference for designing 
the OpenMAX based decoder. Table 1 shows the initial 
performance of OpenMAX based MPEG4 decoder.  
Table 1: Initial performance of OpenMAX based decoder 
Size Total frames
Decoding 
time (ms) FPS MCPS
CIF 100 1950 51.02 497.25
VGA 376 24970 15.05 498.07
 
III. OPTIMIZING THE DECODER 
 
AC DC Prediction  
 AC DC Prediction is one of the features of MPEG-4 
which is not supported in its predecessor h.263. The 
prediction process computes DC scaler, rescales the DC and 
AC coefficients and updates the prediction buffers. In our 
implementation, DC scaler is computed using a look up table 
(LUT), rescaling is done by conducting division using 
multiplication. Further redundant calculation of DC scaler is 
avoided by inverse quantizing DC coefficient at prediction 
 
 
stage rather than at IQ stage. These optimizations resulted in 
an overall frame rate improvement by about 5%. 
  
Variable Length Decoding 
 Variable Length Decoding is optimized using a 4096 
entries lookup table. Referring to VLC decoding tables from 
ISO/IEC 14496, it can be found that the largest codeword has 
a length of 12 bits. That’s why the array size is 4096. Each 
time 12 bits are looked ahead into the bitstream, an entry in 
the table is indexed. This entry shows the coefficient, bit 
length and the last flag. The bitstreams pointers are advanced 
according to length field [8]. This approach resulted in an 
overall frame rate improvement by about 7%.  
 
Inverse Quantization 
 The 32x16 and 16x16 multiply instructions allow 
independent access to 16-bit halves of registers and give 
efficient use of 32-bit bandwidth for packed 16-bit operands. 
Inverse Quantization is optimized using these 16-bit halves 
multiplication (SMLAB and SMLAT) and last non zero 
coefficient. Further input to the IQ is 16-bit VLD coefficient, 
but the memory bus is 32-bit wide. Multiple words are loaded 
at a time to efficiently use the memory bus and reduce 
memory accesses. However this carries overhead of 
unpacking half words which is less costly than multiple half 
word memory loads. Another consideration is the delayed use 
of dependent data in order to avoid possible pipeline stalls 
caused by interlocks. The last non zero (LNZ) coefficient is 
computed at VLD stage. The IQ is conducted till LNZ thus 
saving extra arithmetic operations. LNZ can be efficiently 
computed using our proposed customized tables than time 
consuming for loop. Each entry in our developed table shows 
the current maximum value. IQ optimization brought an 
overall frame rate improvement of about 4.10%. 
 
Inverse DCT 
The IDCT is implemented using fixed point 
arithmetic and assembly optimized with specialized 
instructions of the target architecture. SMLAB and SMLAT 
are used extensively. Comparing the performance of fixed 
point C implementation with the assembly optimized code, an 
improvement of about 7.25% in the overall frame rate is 
observed.  
 
Interpolation and VOP Reconstruction  
The predicted values at half-pixel positions are 
obtained by applying a one-dimensional 2-tap bilinear filter 
horizontally and vertically [1]. The VOP is reconstructed by 
adding the residual blocks to the interpolated blocks. FFmpeg 
assembly optimized half-pel interpolation functions are 
referred in this regard. The optimized interpolation filter 
improved the overall frame rate by about 7.59% whereas the 
VOP reconstruction brought 8.39% overall improvement. 
DSP Extensions of ARM926EJ-S 
Here specific features of ARM926 EJ-S are 
considered. Saturation is conducted using QADD with shift 
instructions to accommodate various saturation ranges. ARM9 
based memset is used to replace the default memset function. 
The arm_memset assembly code checks alignment status and 
generates few Byte/half word accesses followed by 32 or 64 
bit loads.  The customized memset causes a handsome gain. 
The customized memset code brought about 3.60% overall 
improvement in the frame rate. Memory accesses during 
function calls are reduced by reducing the number of function 
arguments. Loop unrolling is done at setting the image edges. 
Functions are inlined to reduce the procedure call overhead. 
After conducting this and all other optimizations, the frame 
rate of 27.23 with VGA format is achieved. User CPU time is 
measured for various bitstreams on SMDK 2450. Table 2 
summarizes the performance results.  




CIF 100 1090 92.66 504.99
VGA 376 13810 27.23 500.06
 
IV. CONCLUSION 
In this paper, an OpenMAX DL API based MPEG-4 video 
decoder is implemented on ARM926 CPU. Various 
optimization techniques are applied with each one specifically 
targeting the ARM platform. Look up tables proved to be 
effective in optimization. The ARM assembly based 
optimization of various modules resulted in a final frame rate 
of about 27.23 fps with VGA format. Comparing this with the 
initial implementation, an improvement of about 80% in 
frame rate is observed. This decoder is highly portable due to 
the use of OpenMAX API. 
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